Sensing in Bistatic ISAC Systems With Clock Asynchronism: A signal processing perspective

You are here

Top Reasons to Join SPS Today!

1. IEEE Signal Processing Magazine
2. Signal Processing Digital Library*
3. Inside Signal Processing Newsletter
4. SPS Resource Center
5. Career advancement & recognition
6. Discounts on conferences and publications
7. Professional networking
8. Communities for students, young professionals, and women
9. Volunteer opportunities
10. Coming soon! PDH/CEU credits
Click here to learn more.

Sensing in Bistatic ISAC Systems With Clock Asynchronism: A signal processing perspective

By: 
Kai Wu; Jacopo Pegoraro; Francesca Meneghello; J. Andrew Zhang; Jesus O. Lacruz; Joerg Widmer; Francesco Restuccia; Michele Rossi; Xiaojing Huang; Daqing Zhang; Giuseppe Caire; Y. Jay Guo

Special Issue on Signal Processing for the Integrated Sensing and Communications Revolution.

Integrated Sensing And Communication (ISAC) has been identified as a pillar usage scenario for the impending 6G era. Bi-static sensing, a major type of sensing in ISAC, is promising to expedite ISAC in the near future, as it requires minimal changes to the existing network infrastructure. However, a critical challenge for bi-static sensing is clock asynchronism due to the use of different clocks at far-separated transmitters and receivers. This causes the received signal to be affected by time-varying random phase offsets, severely degrading, or even failing, direct sensing. Hence, to effectively enable ISAC, considerable research has been directed toward addressing the clock asynchronism issue in bi-static sensing. This paper provides an overview of the issue and existing techniques developed in an ISAC background. Based on the review and comparison, we also draw insights into the future research directions and open problems, aiming to nurture the maturation of bi-static sensing in ISAC.

SPS Social Media

IEEE SPS Educational Resources

IEEE SPS Resource Center

IEEE SPS YouTube Channel