Resilient System-on-Chip Designs With NoC Fabrics

You are here

Top Reasons to Join SPS Today!

1. IEEE Signal Processing Magazine
2. Signal Processing Digital Library*
3. Inside Signal Processing Newsletter
4. SPS Resource Center
5. Career advancement & recognition
6. Discounts on conferences and publications
7. Professional networking
8. Communities for students, young professionals, and women
9. Volunteer opportunities
10. Coming soon! PDH/CEU credits
Click here to learn more.

Resilient System-on-Chip Designs With NoC Fabrics

By: 
Atul Prasad Deb Nath; Srivalli Boddupalli; Swarup Bhunia; Sandip Ray

Modern System-on-Chip (SoC) designs integrate a number of third party IPs (3PIPs) that coordinate and communicate through a Network-on-Chip (NoC) fabric to realize system functionality. An important class of SoC security attack involves a rogue IP tampering with the inter-IP communication. These attacks include message snoop, message mutation, message misdirection, IP masquerade, and message flooding. Static IP-level trust verification cannot protect against these SoC-level attacks. In this paper, we analyze the vulnerabilities of system level communication among IPs and develop a novel SoC security architecture that provides system resilience against exploitation by untrusted 3PIPs integrated over an NoC fabric. We show how to address the problem through a collection of fine-grained SoC security policies that enable on-the-fly monitoring and control of appropriate security-relevant events. Our approach, for the first time to our knowledge, provides an architecture-level solution for trusted SoC communication through run-time resilience in the presence of untrusted IPs. We demonstrate viability of our approach on a realistic SoC design through a series of attack models and show that our architecture incurs minimal to modest overhead in area, power, and system latency.

SPS on Twitter

  • Attention Region 7! Join us today at 10:00 AM ET for the Region 7 Member Forum, during which SPS leaders and staff… https://t.co/plFMa08CcD
  • RESCHEDULED WEBINAR: "Hybrid Digital and Analog Beamforming Design for Large-Scale Antenna Arrays," originally sche… https://t.co/AtbofklFxP
  • Starting soon: The 2020 IEEE TENCON is happening now, and Women in Signal Processing leaders will be presenting in… https://t.co/60fQiVSanR
  • THIS FRIDAY: The Brain Space Initiative Talk Series continues with Daniele Marinazzo presenting "Connectivity throu… https://t.co/GwIl1SNNmq
  • The SPACE Webinar Series continues this Tuesday, 17 November at 11:00 AM ET when Yoram Bresler presents "Two Topics… https://t.co/FZs8Z9GanT

SPS Videos


Signal Processing in Home Assistants

 


Multimedia Forensics


Careers in Signal Processing             

 


Under the Radar